Testing of the physical layer in high-speed digital devices is becoming more challenging daily. The next generation of such devices will require forward-clocking architectures for memory-to-CPU ...