Abstract: A low-power 12-bit successive approximation register (SAR) analog-to-digital converter (ADC) with split-capacitor, nonbinary-weighted, and multiple-least-significant-bit (LSB)-redundant ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback